ESL

Looks like chip designers are opting for higher level tools than straight Verilog with so called Electronic System Level design

ESL Design Methodology